資料介紹
54LS173/DM74LS173A
TRI-STATEé 4-Bit D-Type Register
General Description
This four-bit register contains D-type flip-flops with totempole
TRI-STATEé outputs, capable of driving highly capacitive
or low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these flip-flops with
the capability of driving the bus lines in a bus-organized system
without need for interface or pull-up components.
Gated enable inputs are provided for controlling the entry of
data into the flip-flops. When both data-enable inputs are
low, data at the D inputs are loaded into their respective flipflops
on the next positive transition of the buffered clock
input. Gate output control inputs are also provided. When
both are low, the normal logic states of the four outputs are
available for driving the loads or bus lines. The outputs are
disabled independently from the level of the clock by a high
logic level at either output control input. The outputs then
present a high impedance and neither load nor drive the bus
line. Detailed operation is given in the truth table.
To minimize the possibility that two outputs will attempt to
take a common bus to opposite logic levels, the output control
circuitry is designed so that the average output disable
times are shorter than the average output enable times.
Features
Y TRI-STATE outputs interface directly with system bus
Y Gated output control lines for enabling or disabling the
outputs
Y Fully independent clock eliminates restrictions for operating
in one of two modes:
Parallel load
Do nothing (hold)
Y For application as bus buffer registers
TRI-STATEé 4-Bit D-Type Register
General Description
This four-bit register contains D-type flip-flops with totempole
TRI-STATEé outputs, capable of driving highly capacitive
or low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these flip-flops with
the capability of driving the bus lines in a bus-organized system
without need for interface or pull-up components.
Gated enable inputs are provided for controlling the entry of
data into the flip-flops. When both data-enable inputs are
low, data at the D inputs are loaded into their respective flipflops
on the next positive transition of the buffered clock
input. Gate output control inputs are also provided. When
both are low, the normal logic states of the four outputs are
available for driving the loads or bus lines. The outputs are
disabled independently from the level of the clock by a high
logic level at either output control input. The outputs then
present a high impedance and neither load nor drive the bus
line. Detailed operation is given in the truth table.
To minimize the possibility that two outputs will attempt to
take a common bus to opposite logic levels, the output control
circuitry is designed so that the average output disable
times are shorter than the average output enable times.
Features
Y TRI-STATE outputs interface directly with system bus
Y Gated output control lines for enabling or disabling the
outputs
Y Fully independent clock eliminates restrictions for operating
in one of two modes:
Parallel load
Do nothing (hold)
Y For application as bus buffer registers
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- 74LS173高速的硅栅CMOS器件芯片学习参考手册7次下载
- 74LS173英文手册1次下载
- HD74LS151 datasheet26次下载
- HD74LS03 ic datasheet18次下载
- 74LS91/SN74LS91/SN5491 pdf dat23次下载
- HD74LS95/HD74LS95B pdf datashe21次下载
- 74LS651 pdf datasheet10次下载
- 74LS688/74LS682/74LS684/74LS6843次下载
- 74LS74 pdf datasheet83次下载
- 74LS28 pdf datasheet4次下载
- 74HC173 pdf datasheet11次下载
- SN7402/SN54LS02/SN74LS02 pdf d17次下载
- SN7401/SN5401/SN74LS01 pdf dat25次下载
- 74LS173中文资料pdf54次下载
- 74ls175.pdf38次下载
- 74ls112引脚图及功能详解 74ls112的功能及原理327248次阅读
- 74ls595引脚图及功能_74ls595应用电路39445次阅读
- 74ls123芯片主要功能是什么?74ls123能用什么代替?37464次阅读
- 74ls161与74ls163有什么区别60280次阅读
- 74ls173中文资料汇总(74ls173引脚图及功能_逻辑图及特性)19367次阅读
- 74ls160和74ls161区别125623次阅读
- 74ls147和74ls148有什么区别35060次阅读
- 一文看懂74LS112和74LS76的区别79391次阅读
- 74ls04和74hc04有什么区别_74ls04/74hc04简介28578次阅读
- 74ls07引脚图及功能_74ls07工作原理80296次阅读
- 74ls164内部结构及其应用(74ls164引脚图及功能_工作原理)110150次阅读
- 74ls245是什么_74ls245使用方法_74ls245的作用是什么38134次阅读
- 74LS164驱动数码管动态显示(74LS164工作条件_电气特性)15244次阅读
- 74ls90和74ls290的区别是什么?26602次阅读
- 74ls04与74ls08的区别_74ls04推挽电路原理分析20392次阅读
下載排行
本周
- 1Python從入門到精通背記手冊
- 18.77 MB | 14次下載 | 1 積分
- 2SX1308應(yīng)用電路圖與SX1308升壓電路圖
- 0.18 MB | 8次下載 | 1 積分
- 3PC212線性恒流LED驅(qū)動芯片中文手冊
- 1.08 MB | 3次下載 | 免費(fèi)
- 4單電源板1875電路圖
- 0.06 MB | 3次下載 | 免費(fèi)
- 5aP89W24 USB語音芯片燒錄器中文手冊
- 1.58 MB | 2次下載 | 免費(fèi)
- 6ACDC茂睿芯MK2687寬供電范圍高效率反激 PWM 控制器
- 2.28 MB | 1次下載 | 免費(fèi)
- 7直流無刷電機(jī)SPWM正弦波控制原理(可下載)
- 619.62 KB | 1次下載 | 免費(fèi)
- 8HT7712 4.5V~18V輸入,2.5A同步降壓變換器中文手冊
- 1.27 MB | 1次下載 | 免費(fèi)
本月
- 1DeepSeek從入門到精通
- 5.07 MB | 50次下載 | 免費(fèi)
- 2第十一屆 藍(lán)橋杯 單片機(jī)設(shè)計(jì)與開發(fā)項(xiàng)目 省賽 程序設(shè)計(jì)試題及源碼
- 90.88KB | 23次下載 | 3 積分
- 3NR-E531TX-XN冰箱說明書
- 8.64 MB | 23次下載 | 免費(fèi)
- 4Python從入門到精通背記手冊
- 18.77 MB | 14次下載 | 1 積分
- 5STM32單片機(jī)無人機(jī)設(shè)計(jì)
- 8.81 MB | 11次下載 | 免費(fèi)
- 6華為硬件工程師手冊目前最全版本
- 1.02 MB | 10次下載 | 2 積分
- 7SX1308應(yīng)用電路圖與SX1308升壓電路圖
- 0.18 MB | 8次下載 | 1 積分
- 8MAX9295電路圖
- 0.14 MB | 6次下載 | 免費(fèi)
總榜
- 1matlab軟件下載入口
- 未知 | 935126次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
- 1.48MB | 420063次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233088次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191377次下載 | 10 積分
- 5十天學(xué)會AVR單片機(jī)與C語言視頻教程 下載
- 158M | 183336次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81584次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費(fèi)下載
- 0.02 MB | 73814次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65988次下載 | 10 積分
評論