資料介紹
MM54HC166/MM74HC166
8-Bit Parallel In/Serial Out Shift Registers
General Description
The MM54HC166/MM74HC166 high speed 8-BIT PARALLEL-
IN/SERIAL-OUT SHIFT REGISTER utilizes advanced
silicon-gate CMOS technology. It has low power consumption
and high noise immunity of standard CMOS integrated
circuits, along with the ability to drive 10 LS-TTL loads.
These Parallel-In or Serial-In, Serial-Out shift registers feature
gated CLOCK inputs and an overriding CLEAR input.
The load mode is established by the SHIFT/LOAD input.
When high, this input enables the SERIAL INPUT and couples
the eight flip-flops for serial shifting with each clock
pulse. When low, the PARALLEL INPUTS are enabled and
synchronous loading occurs on the next clock pulse. During
parallel loading, serial data flow is inhibited. Clocking is accomplished
on the low-to-high level edge of the CLOCK
pulse through a 2-input NOR gate, permitting one input to
be used as a clock enable or CLOCK INHIBIT function.
Holding either of the clock inputs high inhibits clocking;
holding either low enables the other clock input. This allows
the system clock to be free running, and the register can be
stopped on command with the other clock input. The
CLOCK INHIBIT input should be changed to the high level
only while the clock input is high. A direct CLEAR input overrides
all other inputs, including the CLOCK, and sets all flipflops
to zero.
The 54HC/74HC logic family is functionally as well as pin
out compatible with the standard 54LS/74LS logic family.
All inputs are protected from damage due to static discharge
by internal diode clamps to VCC and Ground.
8-Bit Parallel In/Serial Out Shift Registers
General Description
The MM54HC166/MM74HC166 high speed 8-BIT PARALLEL-
IN/SERIAL-OUT SHIFT REGISTER utilizes advanced
silicon-gate CMOS technology. It has low power consumption
and high noise immunity of standard CMOS integrated
circuits, along with the ability to drive 10 LS-TTL loads.
These Parallel-In or Serial-In, Serial-Out shift registers feature
gated CLOCK inputs and an overriding CLEAR input.
The load mode is established by the SHIFT/LOAD input.
When high, this input enables the SERIAL INPUT and couples
the eight flip-flops for serial shifting with each clock
pulse. When low, the PARALLEL INPUTS are enabled and
synchronous loading occurs on the next clock pulse. During
parallel loading, serial data flow is inhibited. Clocking is accomplished
on the low-to-high level edge of the CLOCK
pulse through a 2-input NOR gate, permitting one input to
be used as a clock enable or CLOCK INHIBIT function.
Holding either of the clock inputs high inhibits clocking;
holding either low enables the other clock input. This allows
the system clock to be free running, and the register can be
stopped on command with the other clock input. The
CLOCK INHIBIT input should be changed to the high level
only while the clock input is high. A direct CLEAR input overrides
all other inputs, including the CLOCK, and sets all flipflops
to zero.
The 54HC/74HC logic family is functionally as well as pin
out compatible with the standard 54LS/74LS logic family.
All inputs are protected from damage due to static discharge
by internal diode clamps to VCC and Ground.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- HD74HC166 数据表1次下载
- HD74HC166 数据表0次下载
- 8位并行输入/串行输出移位寄存器-74HC_HCT1661次下载
- 74HC166英文手册2次下载
- 74HC166英版数据手册0次下载
- TC74HC240,TC74HC244/TC74HC24133次下载
- 74HC4040 pdf datasheet61次下载
- 74HC4020 pdf datasheet36次下载
- 74HC4050 pdf datasheet29次下载
- 74HC4049 pdf datasheet28次下载
- 74HC367 pdf datasheet22次下载
- 74HC366 pdf datasheet13次下载
- 74HC356 pdf datasheet8次下载
- 74HC161 pdf datasheet82次下载
- 74HC74A pdf datasheet37次下载
- 如何用74HC138译码器设计一个全加器? 详解74HC138设计全加器电路117506次阅读
- 74hc573怎么使用 74hc573可以仿真吗17192次阅读
- 74HC154的简单介绍 74hc154应用电路图分析24125次阅读
- 74ls04和74hc04有什么区别_74ls04/74hc04简介28662次阅读
- 电源芯片74HC4953引脚功能(74HC4953内部结构及封装)48162次阅读
- 74hc138中文资料详细(74hc138引脚图及功能表_封装真值表及应用电路图)294903次阅读
- 74hc165级联用法(74hc165级联电路图及程序)53251次阅读
- 74hc165使用方法(74hc165功能_内部结构图_时序图)54666次阅读
- 74hc165中文资料详细(74hc165工作原理_引脚图及功能_应用电路_逻辑图)203702次阅读
- 用74HC165读8个按键状态11300次阅读
- 基于74HC138的简单解析15124次阅读
- 74hc165和74hc164有何不同_74hc165和74hc164区别33103次阅读
- 74hc244的功能及封装尺寸图25570次阅读
- 74HC04和74HC14的具体区别详解95387次阅读
- 74hc138和74ls138的区别48867次阅读
下載排行
本周
- 1晶體三極管的電流放大作用詳細說明
- 0.77 MB | 29次下載 | 2 積分
- 2雙極型三極管放大電路的三種基本組態的學習課件免費下載
- 4.03 MB | 23次下載 | 1 積分
- 3多級放大電路的學習課件免費下載
- 1.81 MB | 20次下載 | 2 積分
- 4PC4401_DC-DC 42V反激式隔離開關電路
- 0.85 MB | 4次下載 | 免費
- 5AIWA HS-J505MKⅡ維修手冊
- 22.63 MB | 2次下載 | 10 積分
- 6電磁兼容性原理與設計
- 6.18 MB | 1次下載 | 3 積分
- 7NS4813單聲道AB/D類音頻功率放大器中文手冊
- 2.01 MB | 次下載 | 免費
- 8AZ-LXQ,RXQ一次消諧器型號規格技術參數安裝使用
- 0.30 MB | 次下載 | 免費
本月
- 1晶體三極管的電流放大作用詳細說明
- 0.77 MB | 29次下載 | 2 積分
- 2雙極型三極管放大電路的三種基本組態的學習課件免費下載
- 4.03 MB | 23次下載 | 1 積分
- 3第十一屆 藍橋杯 單片機設計與開發項目 省賽 程序設計試題及源碼
- 90.88KB | 23次下載 | 3 積分
- 4Python從入門到精通背記手冊
- 18.77 MB | 21次下載 | 1 積分
- 5多級放大電路的學習課件免費下載
- 1.81 MB | 20次下載 | 2 積分
- 6STM32F103C8T6開發板最小系統原理圖
- 0.78 MB | 17次下載 | 免費
- 7SX1308應用電路圖與SX1308升壓電路圖
- 0.18 MB | 8次下載 | 1 積分
- 8東芝彩色電視機29SF6C維修說明書
- 4.86 MB | 8次下載 | 1 積分
總榜
- 1matlab軟件下載入口
- 未知 | 935127次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關降壓/升壓雙向直流/直流轉換器 PCB layout 設計
- 1.48MB | 420063次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233089次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費下載
- 340992 | 191382次下載 | 10 積分
- 5十天學會AVR單片機與C語言視頻教程 下載
- 158M | 183337次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81584次下載 | 10 積分
- 7Keil工具MDK-Arm免費下載
- 0.02 MB | 73814次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65988次下載 | 10 積分
評論