資料介紹
Low-density parity-check (LDPC) codes [1] have been
recently shown to allow communications systems to perform
close to the channel capacity limit. High data rate systems
using these codes must use dedicated hardware for LDPC
decoders. However, this hardware can be quite complex,
requiring large silicon area, and are normally power-hungry
and throughput limited. In addition, an extra challenge is to
build an efficient hardware implementation that is also flexible
for variable code rates and block sizes.
To meet these challenges, there has recently been much
work done on the study of constructions of LDPC codes with
advantages in hardware implementation. Kou, Fossorier and
Lin [2] recognized that LDPC encoding can be simplified for
codes constructed on finite geometries. Yeo et. al. [3] used the
same construction with a modified decoding schedule to
significantly reduce the decoder complexity. Zhang and Parhi
[4] and Mansour and Shanbhag [5], [6] demonstrated that the
decoder can be simplified for regular codes based on
algebraically constructed Ramanujan graphs. Hocevar [7]
showed a flexible hardware implementation of a code based on
permutation matrices.
This paper studies LDPC codes and proposes a code
construction that produces codes with properties favoring
hardware implementation along with good BER performance
with low error floors. The structure of this proposed
construction can be exploited in several ways for different
architectures supporting various degrees of flexibility and
throughput. For fully-parallel, very high throughput decoders,
these codes can reduce the amount of routing, making this a
more feasible option for blocks sizes up to 1024 bits. In
addition, these codes allow partially-serial, flexible
architectures with increased efficiency and relatilvey high
throughputs.
recently shown to allow communications systems to perform
close to the channel capacity limit. High data rate systems
using these codes must use dedicated hardware for LDPC
decoders. However, this hardware can be quite complex,
requiring large silicon area, and are normally power-hungry
and throughput limited. In addition, an extra challenge is to
build an efficient hardware implementation that is also flexible
for variable code rates and block sizes.
To meet these challenges, there has recently been much
work done on the study of constructions of LDPC codes with
advantages in hardware implementation. Kou, Fossorier and
Lin [2] recognized that LDPC encoding can be simplified for
codes constructed on finite geometries. Yeo et. al. [3] used the
same construction with a modified decoding schedule to
significantly reduce the decoder complexity. Zhang and Parhi
[4] and Mansour and Shanbhag [5], [6] demonstrated that the
decoder can be simplified for regular codes based on
algebraically constructed Ramanujan graphs. Hocevar [7]
showed a flexible hardware implementation of a code based on
permutation matrices.
This paper studies LDPC codes and proposes a code
construction that produces codes with properties favoring
hardware implementation along with good BER performance
with low error floors. The structure of this proposed
construction can be exploited in several ways for different
architectures supporting various degrees of flexibility and
throughput. For fully-parallel, very high throughput decoders,
these codes can reduce the amount of routing, making this a
more feasible option for blocks sizes up to 1024 bits. In
addition, these codes allow partially-serial, flexible
architectures with increased efficiency and relatilvey high
throughputs.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- STM32的UART奇偶校验注意20次下载
- 单片机串口分析起始位停止位奇偶校验位16次下载
- CRC校验码并行计算的FPGA实现30次下载
- 使用FPGA实现800Mbps准循环LDPC码译码器的详细资料说明9次下载
- 奇偶校验是什么4次下载
- 如何使用压缩传感和LDPC码进行图像水印的算法研究分析4次下载
- 一种确定性的结构化稀疏测量矩阵0次下载
- 低密度奇偶校验码译码算法及其性能仿真研究13次下载
- CRC校验码算法的研究与实现0次下载
- 低密度校验(LDPC)编码调制研究0次下载
- 集成SNR估计的LDPC码译码器的设计与实现11次下载
- 基于素域构造的准循环低密度校验码13次下载
- 基于素域构造的准循环低密度校验码3次下载
- 累加交叉并行级联单奇偶校验码的低复杂度译码算法19次下载
- 循环冗余校验码的单片机及CPLD 实现16次下载
- 浅析MCU通信、存储常用的简单校验算法654次阅读
- 如何在IAR Embedded Workbench中配置生成对应代码区域的CRC校验码2039次阅读
- 奇偶校验器的设计方法和特点3172次阅读
- 单片机中常用的轻量级校验算法950次阅读
- 增强FIFO模式下的奇偶校验1228次阅读
- 降低OFDM系统PAPR的LDPCSS⁃GA方法2637次阅读
- 标准SCI模式下的奇偶校验1919次阅读
- 如何使用GreenPAK实现二进制奇偶校验生成器和检查器4126次阅读
- stm32 usart奇偶校验如何配置7838次阅读
- stm32串口奇偶校验11430次阅读
- UART寄存器的循环缓冲区实现以及中断驱动的UART实现和硬件设置4755次阅读
- 基于Atmega128单片机和CRC校验码实现无线传输数据时的差错校验3575次阅读
- 通过利用FPGA器件和EP1s25F672I7芯片实现LDPC码编码器的设计1916次阅读
- 如何用SMART编写CRC校验算法程序9599次阅读
- 基于FPGA 的LDPC 码编译码器联合设计4610次阅读
下載排行
本周
- 1DC電源插座圖紙
- 0.67 MB | 2次下載 | 免費
- 2AN158 GD32VW553 Wi-Fi開發指南
- 1.51MB | 2次下載 | 免費
- 3AN148 GD32VW553射頻硬件開發指南
- 2.07MB | 1次下載 | 免費
- 4AN111-LTC3219用戶指南
- 84.32KB | 次下載 | 免費
- 5AN153-用于電源系統管理的Linduino
- 1.38MB | 次下載 | 免費
- 6AN-283: Σ-Δ型ADC和DAC[中文版]
- 677.86KB | 次下載 | 免費
- 7SM2018E 支持可控硅調光線性恒流控制芯片
- 402.24 KB | 次下載 | 免費
- 8AN-1308: 電流檢測放大器共模階躍響應
- 545.42KB | 次下載 | 免費
本月
- 1ADI高性能電源管理解決方案
- 2.43 MB | 450次下載 | 免費
- 2免費開源CC3D飛控資料(電路圖&PCB源文件、BOM、
- 5.67 MB | 138次下載 | 1 積分
- 3基于STM32單片機智能手環心率計步器體溫顯示設計
- 0.10 MB | 130次下載 | 免費
- 4使用單片機實現七人表決器的程序和仿真資料免費下載
- 2.96 MB | 44次下載 | 免費
- 53314A函數發生器維修手冊
- 16.30 MB | 31次下載 | 免費
- 6美的電磁爐維修手冊大全
- 1.56 MB | 24次下載 | 5 積分
- 7如何正確測試電源的紋波
- 0.36 MB | 17次下載 | 免費
- 8感應筆電路圖
- 0.06 MB | 10次下載 | 免費
總榜
- 1matlab軟件下載入口
- 未知 | 935121次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關降壓/升壓雙向直流/直流轉換器 PCB layout 設計
- 1.48MB | 420062次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233088次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費下載
- 340992 | 191367次下載 | 10 積分
- 5十天學會AVR單片機與C語言視頻教程 下載
- 158M | 183335次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81581次下載 | 10 積分
- 7Keil工具MDK-Arm免費下載
- 0.02 MB | 73810次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65988次下載 | 10 積分
評論