資料介紹
Low-density parity-check (LDPC) codes [1] have been
recently shown to allow communications systems to perform
close to the channel capacity limit. High data rate systems
using these codes must use dedicated hardware for LDPC
decoders. However, this hardware can be quite complex,
requiring large silicon area, and are normally power-hungry
and throughput limited. In addition, an extra challenge is to
build an efficient hardware implementation that is also flexible
for variable code rates and block sizes.
To meet these challenges, there has recently been much
work done on the study of constructions of LDPC codes with
advantages in hardware implementation. Kou, Fossorier and
Lin [2] recognized that LDPC encoding can be simplified for
codes constructed on finite geometries. Yeo et. al. [3] used the
same construction with a modified decoding schedule to
significantly reduce the decoder complexity. Zhang and Parhi
[4] and Mansour and Shanbhag [5], [6] demonstrated that the
decoder can be simplified for regular codes based on
algebraically constructed Ramanujan graphs. Hocevar [7]
showed a flexible hardware implementation of a code based on
permutation matrices.
This paper studies LDPC codes and proposes a code
construction that produces codes with properties favoring
hardware implementation along with good BER performance
with low error floors. The structure of this proposed
construction can be exploited in several ways for different
architectures supporting various degrees of flexibility and
throughput. For fully-parallel, very high throughput decoders,
these codes can reduce the amount of routing, making this a
more feasible option for blocks sizes up to 1024 bits. In
addition, these codes allow partially-serial, flexible
architectures with increased efficiency and relatilvey high
throughputs.
recently shown to allow communications systems to perform
close to the channel capacity limit. High data rate systems
using these codes must use dedicated hardware for LDPC
decoders. However, this hardware can be quite complex,
requiring large silicon area, and are normally power-hungry
and throughput limited. In addition, an extra challenge is to
build an efficient hardware implementation that is also flexible
for variable code rates and block sizes.
To meet these challenges, there has recently been much
work done on the study of constructions of LDPC codes with
advantages in hardware implementation. Kou, Fossorier and
Lin [2] recognized that LDPC encoding can be simplified for
codes constructed on finite geometries. Yeo et. al. [3] used the
same construction with a modified decoding schedule to
significantly reduce the decoder complexity. Zhang and Parhi
[4] and Mansour and Shanbhag [5], [6] demonstrated that the
decoder can be simplified for regular codes based on
algebraically constructed Ramanujan graphs. Hocevar [7]
showed a flexible hardware implementation of a code based on
permutation matrices.
This paper studies LDPC codes and proposes a code
construction that produces codes with properties favoring
hardware implementation along with good BER performance
with low error floors. The structure of this proposed
construction can be exploited in several ways for different
architectures supporting various degrees of flexibility and
throughput. For fully-parallel, very high throughput decoders,
these codes can reduce the amount of routing, making this a
more feasible option for blocks sizes up to 1024 bits. In
addition, these codes allow partially-serial, flexible
architectures with increased efficiency and relatilvey high
throughputs.
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- STM32的UART奇偶校验注意20次下载
- 单片机串口分析起始位停止位奇偶校验位16次下载
- DES使用一个56位的密钥以及附加的8位奇偶校验位详细资料说明4次下载
- CRC校验码并行计算的FPGA实现30次下载
- 使用FPGA实现800Mbps准循环LDPC码译码器的详细资料说明9次下载
- 奇偶校验是什么4次下载
- 一种确定性的结构化稀疏测量矩阵0次下载
- 低密度奇偶校验码译码算法及其性能仿真研究13次下载
- CRC校验码算法的研究与实现0次下载
- 低密度校验(LDPC)编码调制研究0次下载
- 集成SNR估计的LDPC码译码器的设计与实现11次下载
- 基于素域构造的准循环低密度校验码13次下载
- 基于素域构造的准循环低密度校验码3次下载
- 累加交叉并行级联单奇偶校验码的低复杂度译码算法19次下载
- 循环冗余校验码的单片机及CPLD 实现16次下载
- 浅析MCU通信、存储常用的简单校验算法663次阅读
- 如何在IAR Embedded Workbench中配置生成对应代码区域的CRC校验码2064次阅读
- 奇偶校验器的设计方法和特点3185次阅读
- 单片机中常用的轻量级校验算法955次阅读
- 增强FIFO模式下的奇偶校验1233次阅读
- 降低OFDM系统PAPR的LDPCSS⁃GA方法2646次阅读
- 标准SCI模式下的奇偶校验1927次阅读
- 如何使用GreenPAK实现二进制奇偶校验生成器和检查器4138次阅读
- stm32 usart奇偶校验如何配置7842次阅读
- stm32串口奇偶校验11434次阅读
- UART寄存器的循环缓冲区实现以及中断驱动的UART实现和硬件设置4762次阅读
- 基于Atmega128单片机和CRC校验码实现无线传输数据时的差错校验3579次阅读
- 通过利用FPGA器件和EP1s25F672I7芯片实现LDPC码编码器的设计1923次阅读
- 如何用SMART编写CRC校验算法程序9615次阅读
- 基于FPGA 的LDPC 码编译码器联合设计4614次阅读
下載排行
本周
- 1電子電路原理第七版PDF電子教材免費下載
- 0.00 MB | 1490次下載 | 免費
- 2單片機典型實例介紹
- 18.19 MB | 92次下載 | 1 積分
- 3S7-200PLC編程實例詳細資料
- 1.17 MB | 27次下載 | 1 積分
- 4筆記本電腦主板的元件識別和講解說明
- 4.28 MB | 18次下載 | 4 積分
- 5開關電源原理及各功能電路詳解
- 0.38 MB | 10次下載 | 免費
- 6基于AT89C2051/4051單片機編程器的實驗
- 0.11 MB | 4次下載 | 免費
- 7藍牙設備在嵌入式領域的廣泛應用
- 0.63 MB | 3次下載 | 免費
- 89天練會電子電路識圖
- 5.91 MB | 3次下載 | 免費
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費
- 2PADS 9.0 2009最新版 -下載
- 0.00 MB | 66304次下載 | 免費
- 3protel99下載protel99軟件下載(中文版)
- 0.00 MB | 51209次下載 | 免費
- 4LabView 8.0 專業版下載 (3CD完整版)
- 0.00 MB | 51043次下載 | 免費
- 5555集成電路應用800例(新編版)
- 0.00 MB | 33562次下載 | 免費
- 6接口電路圖大全
- 未知 | 30320次下載 | 免費
- 7Multisim 10下載Multisim 10 中文版
- 0.00 MB | 28588次下載 | 免費
- 8開關電源設計實例指南
- 未知 | 21539次下載 | 免費
總榜
- 1matlab軟件下載入口
- 未知 | 935053次下載 | 免費
- 2protel99se軟件下載(可英文版轉中文版)
- 78.1 MB | 537791次下載 | 免費
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420026次下載 | 免費
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費
- 5Altium DXP2002下載入口
- 未知 | 233045次下載 | 免費
- 6電路仿真軟件multisim 10.0免費下載
- 340992 | 191183次下載 | 免費
- 7十天學會AVR單片機與C語言視頻教程 下載
- 158M | 183277次下載 | 免費
- 8proe5.0野火版下載(中文版免費下載)
- 未知 | 138039次下載 | 免費
評論