--- 產(chǎn)品詳情 ---
IOL (Max) (mA) | 64 |
IOH (Max) (mA) | -32 |
Technology Family | ABT |
Rating | Catalog |
Operating temperature range (C) | -40 to 85 |
| |
- Members of the Texas Instruments WidebusTM Family
- B-Port Outputs Have Equivalent 25- Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-II BTM BiCMOS Design Significantly Reduces Power Dissipation
- UBTTM (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 5 V, TA = 25°C
- High-Impedance State During Power Up and Power Down
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings
Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.
These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable (OEAB\ and OEBA\), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB\ and CLKENBA\) inputs.
For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB\ is active-low. When OEAB\ is low, the outputs are active. When OEAB\ is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA\, LEBA, CLKBA, and CLKENBA\.
The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25- series resistors to reduce overshoot and undershoot.
When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54ABT162601 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT162601 is characterized for operation from -40°C to 85°C.
為你推薦
-
TI數(shù)字多路復用器和編碼器SN54HC1512022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN54LS1532022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器CD54HC1472022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器CY74FCT2257T2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74LVC257A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74LVC157A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74ALS258A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74ALS257A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74ALS157A2022-12-23 15:12
-
TI數(shù)字多路復用器和編碼器SN74AHCT1582022-12-23 15:12
-
【PCB設(shè)計必備】31條布線技巧2023-08-03 08:09
相信大家在做PCB設(shè)計時,都會發(fā)現(xiàn)布線這個環(huán)節(jié)必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產(chǎn)成本的高低,同時還能體現(xiàn)出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達到最優(yōu)等。在上篇內(nèi)容中,小編主要分享了PCB線寬線距的一些設(shè)計規(guī)則,那么本篇內(nèi)容,將針對PCB的布線方式,做個全面的總結(jié)給到大家,希望能夠?qū)︷B(yǎng)成良好的設(shè)計習慣有所幫助。1走線長度1387瀏覽量 -
電動汽車直流快充方案設(shè)計【含參考設(shè)計】2023-08-03 08:08
-
Buck電路的原理及器件選型指南2023-07-31 22:28
-
100W USB PD 3.0電源2023-07-31 22:27
-
千萬不要忽略PCB設(shè)計中線寬線距的重要性2023-07-31 22:27
想要做好PCB設(shè)計,除了整體的布線布局外,線寬線距的規(guī)則也非常重要,因為線寬線距決定著電路板的性能和穩(wěn)定性。所以本篇以RK3588為例,詳細為大家介紹一下PCB線寬線距的通用設(shè)計規(guī)則。要注意的是,布線之前須把軟件默認設(shè)置選項設(shè)置好,并打開DRC檢測開關(guān)。布線建議打開5mil格點,等長時可根據(jù)情況設(shè)置1mil格點。PCB布線線寬01布線首先應滿足工廠加工能力,1463瀏覽量 -
基于STM32的300W無刷直流電機驅(qū)動方案2023-07-06 10:02
-
上新啦!開發(fā)板僅需9.9元!2023-06-21 17:43
-
參考設(shè)計 | 2KW AC/DC數(shù)字電源方案2023-06-21 17:43
-
千萬不能小瞧的PCB半孔板2023-06-21 17:34