色哟哟视频在线观看-色哟哟视频在线-色哟哟欧美15最新在线-色哟哟免费在线观看-国产l精品国产亚洲区在线观看-国产l精品国产亚洲区久久

企業號介紹

全部
  • 全部
  • 產品
  • 方案
  • 文章
  • 資料
  • 企業

華秋商城

元器件現貨采購/代購/選型一站式BOM配單

1.8w 內容數 99w+ 瀏覽量 190 粉絲

TIDAC5674數模轉換器 (DAC)

--- 產品詳情 ---

14 位、400MSPS、2x-4x 內插數模轉換器 (DAC)
Resolution (Bits) 14
Number of DAC channels (#) 1
Interface type Parallel CMOS
Sample/update rate (MSPS) 400
Features High Performance
Rating Catalog
Interpolation 2x, 4x
Power consumption (Typ) (mW) 435
SFDR (dB) 85
Architecture Current Source
Operating temperature range (C) -40 to 85
Reference type Int
  • 200-MSPS Maximum Input Data Rate
  • 400-MSPS Maximum Update Rate DAC
  • 76-dBc SFDR Over Full First Nyquist Zone With Single Tone Input Signal (Fout = 21 MHz)
  • 74-dBc ACPR W-CDMA at 15.36 MHz IF
  • 69-dBc ACPR W-CDMA at 30.72 MHz IF
  • Selectable 2x or 4x Interpolation Filter
    • Linear Phase
    • 0.05-dB Passband Ripple
    • 80-dB Stopband Attenuation
    • Stopband Transition 0.4-0.6 Fdata
    • Interpolation Filters Configurable in Either Low-Pass or High-Pass Mode, Allows For Selection Higher Order Image
  • On-chip 2x/4x PLL Clock Multiplier, PLL Bypass Mode
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • 1.8-V Digital and 3.3-V Analog Supply Operation
  • 1.8/3.3-V CMOS Compatible Interface
  • Power Dissipation: 435 mW at 400 MSPS
  • Package: 48-Pin TQFP
  • APPLICATIONS
    • Cellular Base Transceiver Station Transmit Channel
      • CDMA: W-CDMA, CDMA2000, IS-95
      • TDMA: GSM, IS-136, EDGE/UWC-136
    • Test and Measurement: Arbitrary Waveform Generation
    • Direct Digital Synthesis (DDS)
    • Cable Modem Termination System

Excel is a trademark of Microsoft Corporation.
CommsDAC and PowerPAD are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

The DAC5674 is a 14-bit resolution high-speed digital-to-analog converter (DAC) with integrated 4x-interpolation filter, on-board clock multiplier, and on-chip voltage reference. The device has been designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct-digital synthesis (DDS) and waveform reconstruction in test and measurement applications.

The 4x-interpolation filter is implemented as a cascade of two 2x-interpolation filters, each of which can be configured for either low-pass or high-pass response. This enables the user to select one of the higher order images present at multiples of the input data rate clock while maintaining a low date input rate. The resulting high IF output frequency allows the user to omit the conventional first mixer in heterodyne transmitter architectures and directly up-convert to RF using only one mixer, thereby reducing system complexity and costs.

In 4x-interpolation low-pass response mode, the DACs excellent spurious free dynamic range (SFDR) at intermediate frequencies located in the first Nyquist zone (up to 40 MHz) allows for multicarrier transmission in cellular base transceiver stations (BTS). The low-pass interpolation mode thereby relaxes image filter requirements by filtering out the images in the adjacent Nyquist zones.

The DAC5674 PLL clock multiplier controls all internal clocks for the digital filters and DAC core. The differential clock input and internal clock circuitry provides for optimum jitter performance. Sine wave clock input signal is supported. The PLL can be bypassed by an external clock running at the DAC core update rate. The clock divider of the PLL ensures that the digital filters operate at the correct clock frequencies.

The DAC5674 operates from an analog supply voltage of 3.3 V and a digital supply voltage of 1.8 V. The digital I/Os are 1.8-V and 3.3-V CMOS compatible. Power dissipation is 500 mW at maximum operating conditions. The DAC5674 provides a nominal full-scale differential current-output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The device has been specifically designed for a differential transformer coupled output with a 50- doubly terminated load. For a 20-mA full-scale output current both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (?2-dBm output power) are supported. The latter configuration is preferred for optimum performance at high output frequencies and update rates.

An accurate on-chip 1.2-V temperature compensated bandgap reference and control amplifier allows the user to adjust the full-scale output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied for maximum flexibility. The device features a SLEEP mode, which reduces the standby power to approximately 10 mW, thereby optimizing the power consumption for the system?s need.

The DAC5674 is available in a 48-pin HTQFP Powerpad? plastic quad flatpack package. The device is characterized for operation over the industrial temperature range of ?40°C to 85°C.

為你推薦

  • 如何利用運算放大器設計振蕩電路?2023-08-09 08:08

    使用運算放大器設計振蕩電路運算放大器的工作原理發明運算放大器的人絕對是天才。中間兩端接上電源,當同相輸入大于反相輸入,右側就會輸出(接近)電源電壓(Vcc),如果反過來小于同相輸入,則輸出0V(負電源)電壓。在輸出端接上燈泡,假設我想控制燈泡循環亮滅,那就需要一會輸出高電平點亮,一會輸出低電平熄滅。也就是我需要讓左邊能自動變化大小,就能實現控制燈泡。如何讓電
  • 【PCB設計必備】31條布線技巧2023-08-03 08:09

    相信大家在做PCB設計時,都會發現布線這個環節必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產成本的高低,同時還能體現出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達到最優等。在上篇內容中,小編主要分享了PCB線寬線距的一些設計規則,那么本篇內容,將針對PCB的布線方式,做個全面的總結給到大家,希望能夠對養成良好的設計習慣有所幫助。1走線長度
  • 電動汽車直流快充方案設計【含參考設計】2023-08-03 08:08

    大功率直流充電系統架構大功率直流充電設計標準國家大功率充電標準“Chaoji”技術標準設計目標是未來可實現電動汽車充電5分鐘行駛400公里。“Chaoji”技術標準主要設計參數如下:最大電壓:目前1000V(可擴展到1500V);最大電流:帶冷卻系統500A(可擴展到600A);不帶冷卻系統150-200A;最大功率:900KW。大功率直流充電系統架構大功率
  • Buck電路的原理及器件選型指南2023-07-31 22:28

    Buck電路工作原理電源閉合時電壓會快速增加,當斷開時電壓會快速減小,如果開關速度足夠快的話,是不是就能把負載,控制在想要的電壓值以內呢?假設12V降壓到5V,也就意味著,MOS管開關需要42%時間導通,58%時間斷開。當42%時間MOS管導通時,電感被充磁儲能,同時對電容進行充電,給負載提供電量。當58%時間MOS管斷開時,由于電感上的電流不能突變,電路通
    1887瀏覽量
  • 100W USB PD 3.0電源2023-07-31 22:27

    什么是PD3.0快充?PD快充協議全稱“USBPowerDelivery”功率傳輸協議,簡稱為“PD協議”。2015年11月,USBPD快充迎來了大版本更新,進入到了USBPD3.0快充時代。USBPD3.0相對于USBPD2.0的變化主要有三方面:增加了對設備內置電池特性更為詳細的描述;增加了通過PD通信進行設備軟硬件版本識別和軟件更新的功能,以及增加了數
    1397瀏覽量
  • 千萬不要忽略PCB設計中線寬線距的重要性2023-07-31 22:27

    想要做好PCB設計,除了整體的布線布局外,線寬線距的規則也非常重要,因為線寬線距決定著電路板的性能和穩定性。所以本篇以RK3588為例,詳細為大家介紹一下PCB線寬線距的通用設計規則。要注意的是,布線之前須把軟件默認設置選項設置好,并打開DRC檢測開關。布線建議打開5mil格點,等長時可根據情況設置1mil格點。PCB布線線寬01布線首先應滿足工廠加工能力,
  • 基于STM32的300W無刷直流電機驅動方案2023-07-06 10:02

    如何驅動無刷電機?近些年,由于無刷直流電機大規模的研發和技術的逐漸成熟,已逐步成為工業用電機的發展主流。圍繞降低生產成本和提高運行效率,各大廠商也提供不同型號的電機以滿足不同驅動系統的需求。現階段已經在紡織、冶金、印刷、自動化生產流水線、數控機床等工業生產方面應用。無刷直流電機的優點與局限性優點:高輸出功率、小尺寸和重量、散熱性好、效率高、運行速度范圍寬、低
  • 上新啦!開發板僅需9.9元!2023-06-21 17:43

    上新啦!開發板僅需9.9元!
  • 參考設計 | 2KW AC/DC數字電源方案2023-06-21 17:43

    什么是數字電源?數字電源,以數字信號處理器(DSP)或微控制器(MCU)為核心,將數字電源驅動器、PWM控制器等作為控制對象,能實現控制、管理和監測功能的電源產品。它是通過設定開關電源的內部參數來改變其外特性,并在“電源控制”的基礎上增加了“電源管理”。所謂電源管理是指將電源有效地分配給系統的不同組件,最大限度地降低損耗。數字電源的管理(如電源排序)必須全部
    1697瀏覽量
  • 千萬不能小瞧的PCB半孔板2023-06-21 17:34

    PCB半孔是沿著PCB邊界鉆出的成排的孔,當孔被鍍銅時,邊緣被修剪掉,使沿邊界的孔減半,讓PCB的邊緣看起來像電鍍表面孔內有銅。模塊類PCB基本上都設計有半孔,主要是方便焊接,因為模塊面積小,功能需求多,所以通常半孔設計在PCB單只最邊沿,在鑼外形時鑼去一半,只留下半邊孔在PCB上。半孔板的可制造性設計最小半孔最小半孔的工藝制成能力是0.5mm,前提是孔必須
    2785瀏覽量
主站蜘蛛池模板: 亚洲国产高清视频在线观看 | 欧美aa级片| 骚浪插深些好烫喷了 | 久久久久夜 | 蜜柚在线观看免费高清官网视频 | 美女撒尿无遮挡免费中国 | 91欧洲在线视精品在亚洲 | 国产伦精品一区二区免费 | 动态抽插图视频 | 婷婷亚洲五月色综合久久 | 一本之道加勒比在线观看 | 99精品成人无码A片观看金桔 | 欧美日韩一二区旡码高清在线 | 国产白丝精品爽爽久久久久久蜜臀 | 91精品国产品国语在线不卡 | 美女脱精光让男生桶下面 | 轻点慢点1V2啊高H抽插 | 中文字幕一区久久久久 | 麻豆高清区在线 | 久久视热频国产这里只有精品23 | 国产精品野外AV久久久 | 嘟嘟嘟在线视频免费观看高清中文 | 伊人久久大香线蕉综合99 | 久久久久综合网 | 一级做a爰片久久毛片免费 一级做a爰片久久毛片潮喷动漫 | 国产精品亚洲精品久久国语 | www.青青草.com| 国产乱码伦人偷精品视频 | 国产三级91 | 失禁h啪肉尿出来高h | 人体内射精一区二区三区 | 最新亚洲中文字幕在线观看 | 在线观看免费毛片 | 曰本aaaaa毛片午夜网站 | 久久re视频这里精品09免费 | 软糯白嫩双性受h | 俄罗斯videosbest8| 精品久久久久中文字幕 | 黄色片中文 | 免费精品国偷自产在线在线 | 巨胸美乳中文在线观看 |