--- 產(chǎn)品詳情 ---
Sample rate (Max) (MSPS) | 105 |
Resolution (Bits) | 12 |
Number of input channels | 1 |
Interface type | DDR LVDS, Parallel CMOS |
Analog input BW (MHz) | 500 |
Features | Low Power |
Rating | Catalog |
Input range (Vp-p) | 2 |
Power consumption (Typ) (mW) | 374 |
Architecture | Pipeline |
SNR (dB) | 71.5 |
ENOB (Bits) | 11.5 |
SFDR (dB) | 91 |
Operating temperature range (C) | -40 to 85 |
Input buffer | No |
- Maximum Sample Rate: 125 MSPS
- 12-Bit Resolution with No Missing Codes
- 3.5 dB Coarse Gain and up to 6 dB Programmable Fine Gain for SNR/SFDR Trade-Off
- Parallel CMOS and Double Data Rate (DDR) LVDS Output Options
- Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Clock Amplitude Down to 400 mVPP
- Clock Duty Cycle Stabilizer
- Internal Reference with Support for External Reference
- No External Decoupling Required for References
- Programmable Output Clock Position and Drive Strength to Ease Data Capture
- 3.3 V Analog and 1.8 V to 3.3 V Digital Supply
- 32-QFN Package (5 mm × 5 mm)
- Pin Compatible 12-Bit Family (ADS612X)
- APPLICATIONS
- Wireless Communications Infrastructure
- Software Defined Radio
- Power Amplifier Linearization
- 802.16d/e
- Test and Measurement Instrumentation
- High Definition Video
- Medical Imaging
- Radar Systems
ADS6125/ADS6124/ADS6123/ADS6122 (ADS612X) is a family of 12-bit A/D converters with sampling frequencies up to 125 MSPS. It combines high performance and low power consumption in a compact 32 QFN package. Using an internal high bandwidth sample and hold and a low jitter clock buffer helps to achieve high SNR and high SFDR even at high input frequencies.
It features coarse and fine gain options that are used to improve SFDR performance at lower full-scale analog input ranges.
The digital data outputs are either parallel CMOS or DDR LVDS (Double Data Rate). Several features exist to ease data capture such as ? controls for output clock position and output buffer drive strength, and LVDS current and internal termination programmability.
The output interface type, gain, and other functions are programmed using a 3-wire serial interface. Alternatively, some of these functions are configured using dedicated parallel pins so that the device comes up in the desired state after power-up.
ADS612X includes internal references, while eliminating the traditional reference pins and associated external decoupling. External reference mode is also supported.
The devices are specified over the industrial temperature range (-40°C to 85°C).
為你推薦
-
TI數(shù)字多路復(fù)用器和編碼器SN54HC1512022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN54LS1532022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器CD54HC1472022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器CY74FCT2257T2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74LVC257A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74LVC157A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS258A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS257A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74ALS157A2022-12-23 15:12
-
TI數(shù)字多路復(fù)用器和編碼器SN74AHCT1582022-12-23 15:12
-
【PCB設(shè)計必備】31條布線技巧2023-08-03 08:09
相信大家在做PCB設(shè)計時,都會發(fā)現(xiàn)布線這個環(huán)節(jié)必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產(chǎn)成本的高低,同時還能體現(xiàn)出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達到最優(yōu)等。在上篇內(nèi)容中,小編主要分享了PCB線寬線距的一些設(shè)計規(guī)則,那么本篇內(nèi)容,將針對PCB的布線方式,做個全面的總結(jié)給到大家,希望能夠?qū)︷B(yǎng)成良好的設(shè)計習(xí)慣有所幫助。1走線長度1369瀏覽量 -
電動汽車直流快充方案設(shè)計【含參考設(shè)計】2023-08-03 08:08
-
Buck電路的原理及器件選型指南2023-07-31 22:28
-
100W USB PD 3.0電源2023-07-31 22:27
-
千萬不要忽略PCB設(shè)計中線寬線距的重要性2023-07-31 22:27
想要做好PCB設(shè)計,除了整體的布線布局外,線寬線距的規(guī)則也非常重要,因為線寬線距決定著電路板的性能和穩(wěn)定性。所以本篇以RK3588為例,詳細為大家介紹一下PCB線寬線距的通用設(shè)計規(guī)則。要注意的是,布線之前須把軟件默認設(shè)置選項設(shè)置好,并打開DRC檢測開關(guān)。布線建議打開5mil格點,等長時可根據(jù)情況設(shè)置1mil格點。PCB布線線寬01布線首先應(yīng)滿足工廠加工能力,1417瀏覽量 -
基于STM32的300W無刷直流電機驅(qū)動方案2023-07-06 10:02
-
上新啦!開發(fā)板僅需9.9元!2023-06-21 17:43
-
參考設(shè)計 | 2KW AC/DC數(shù)字電源方案2023-06-21 17:43
-
千萬不能小瞧的PCB半孔板2023-06-21 17:34